

DESIGN AND IMPLEMENTATION OF THE BRENT-KUNG ADDER IN THE PARALLEL PREFIX FORM OF CLA

¹R. KAVYA, ²Dr. DAVID SOLOMON RAJU

¹M. Tech Scholar, Department of ECE, Holy Mary Institute of Technology & Science(A), Keesara - Bogaram - Ghatkesar Rd, Kondapur, Telangana 501301, raikota.kavya91@gmail.com

²Associate Professor, Department of ECE, Holy Mary Institute of Technology & Science, Keesara - Bogaram - Ghatkesar Rd, Kondapur, Telangana 501301, davidsolomonraju.y@hmgci.ac.in

Abstract: *A binary adder is one of the most important digital circuits in microelectronics because data is stored as bits or binary digits. Due to the increasing demand for computing technology, the adder must operate quickly with minimal circuit area and reduced complexity. Due to its much slower binary addition and propagation delay, ripple-carry adder (RCA) can cause significant bottlenecks in the operation speed. Carry look ahead adder (CLA) eliminates this delay issue at the expense of a tremendous amount of circuit area. Due to these issues, highly capable adders must be implemented to improve the overall performance of the system with as few drawbacks as possible. In this senior design project, a fast adder known as the Brent-Kung adder (BKA) is designed in the parallel prefix form of CLA to investigate its architecture, speed, and circuit complexity. The designed adder is implemented schematically using the Verilog hardware description language on the Quartus Prime software for the electronic design automation (EDA) tool (HDL). The adder is also simulated on the Altera DE2-115 design kit's field-programmable gate array (FPGA) board. The results from simulation runs and actual hardware can be evaluated for speed comparisons between different types of adder architectures. The primary objective, which was to analyze the design of BKA, its working mechanism, and the parameters involved, has been attained.*

Keywords: *FPGA, adder, carry-lookahead adder, BrentKung adder, Verilog, Altera DE2-115.*

I. INTRODUCTION

In electronics, all registers are usually represented by binary digits or bits. The instructions used to control this data are also represented by bits. Therefore, a binary adder is very important to handle

these data and instructions efficiently and accurately in an electronic machine. The most important aspect is that it must work immediately. Like the 10-number device shown below, the binary system adds numbers in a conventional way. This indicates that the additional bits from the

previous position are needed to obtain the intended sum of the corresponding bit from the corresponding position. Due to the dimension of information and commands known today, this makes the speed of operation an adventure. Therefore, traditional binary addition is no longer applicable. Consequently, several adder architectures have been patented to address this problem. This challenge is about Brent King Adder, an Adder Architectures (BKA). In [1], a review was made between ripple-delivery adder (RCA), carry-lookahead adder (CLA), Brent-Kung adder (BKA), Ladner-Fischer adder (LFA), contribution-increment adder (CIA), contribution-select adder (CSLA), and contribution-shunt adder (CSA). Each of these adders changed to using Verilog HDL. The EDA tool used became Quartus II software. The result parameters considered are space and delay. It revealed that BKA was the least late among the programming adders while occupying a moderate position compared to other adders. RCA was cascaded and evolved in a conventional manner in [2] in comparison to parallel prefix adders including BKA, LFA, Kogge-Stone Adder (KSA), and Sklansky Adder (SKA). Each of them was created using VHDL. The implemented EDA tool became Cadence software program. The results took into

account space, power consumption and shutdown parameters. It clearly turned out that BKA always exhibited low space occupation, power loss and deferral.

Another review in [3] points out the overall performance variation between different types of parallel prefix adders including BKA, KSA, LFA, SKA and Han-Carlson adder (HCA) of 8-bit, 16-bit, 32-bit and 64-bit architectures. VHDL model was selected as the design and simulation language for adders in SIM simulator, Quartus II synthesizer and Altera Cyclone IV FPGA kit. In this study article, the placement and deferral parameters were mentioned. The result of delay parameter shows that BKA requires most of the time in 8-bit, 16-bit and 64-bit modes while the remaining time is in 32-bit mode. Regarding the location parameter, BKA ranks the lowest.

Other research collected RCA, CLA, and BKA in 4-, 8-, 16-, and 32-bit formats [4]. Using Cadence EDA tool, these adders were designed and simulated using commonsense-45nm CMOS technology. Delay, power amount, and transistor range have been relevant parameters for the effects. BKA claims a clear advantage for the delay parameter as it requires the least amount of time to complete the operation even if the size is small. Furthermore, it

showed that BKA became the advanced adder in terms of power consumption as it consumed less power than 4-bit to 32-bit addition. Finally, BKA used fewer transistors when the bit size was small, but unexpectedly increased when the bit size was large

II. LITERATURE SURVEY

M. Basir et al.[2020] In this paper, an adder and multiplier branch is compared for its implementation in a new logarithmic number system (LNS). Both the adder and the multiplier are designed using a standard high-speed integrated circuit hardware description language (Verilog) program. This allows achieving the best latency and spatial performance of the 0.18 μm CMOS LNS chip. Consequently, the most reliable configurations vary with the speed and proximity of the schemes and in some cases may be compact in space, $O(n)$, fast in latency $O(\log_2 n)$, or optimized. The software is based on constant factor adders and multipliers (FXP) that are still implemented in LNS systems. The feasibility of the scheme was tested before synthesis. The results show that the Ladner Fisher (LF) adder and the modified Baugh Wooley multiplier contribute to the fastest latency and consume the least amount of space.

K. Rahila et al. [2019] Parallel prefix adders are the most common choice for fast adders. Green adder design is usually a compromise between parameters such as locality and delay. This paper discusses the evaluation and performance of multiple parallel prefix adders based on these performance parameters and thus presents an alternative to select the most suitable adder topology for ASIC implementation. The tree adder topologies considered in this work are Coggestone, Ladner-Fisher, Brent-King and Sklansky adders. This evaluation is performed for bit widths ranging from sixteen bits to 1024 bits. Along with the evaluation of conventional tree adders, an attempt is made to observe the effect of dividing the registers into separate blocks and hence the appearance of phase-level additions and their reverberation similar to that of a wave delivery adder. Is. Over the entire range from sixteen bits to 1024 bits, the Kogge-Stone adder has satisfactory delay performance and the Brent-Kung adder has excellent locality and power performance (except for RCA). The Kogge-Stone adder has a minimum approximation delay product for small values of N , while for medium to large values of N (up to 1024 bits), the Brent-Kung adder exhibits a minimum cost.

M. Asad et al. [2017] Recent multi-core system architectures can also have a large array of cores, typically tens to massive. Hence, they are called multi-core structures. Such systems require a green interconnection network that attempts to solve two essential problems. First, the power and space cost overhead and their impact on scalability. Second, excessive access latency due to simultaneous access of multiple cores to the same shared module. This paper presents an interconnection scheme called N-conjugate Shuffle Clusters (NCSC) based on a multi-cluster multi-core architecture to reduce the overhead of the problems just mentioned. NCSC eliminates the need for router devices and their complexity, thereby reducing power and placement costs. It re-purposed and distributed shared caches over the interconnection network to increase the probability of simultaneous access and thereby reduce access latency. Multiport Content Addressable Memory (MPCAM) is used for intra-cluster language exchange. Experimental results using four clusters and four cores each indicated that the average access delay for the write method is 1.14785 ± 0.04532 ns, which is almost the same as the write operation delay in MPCAM.

N. U. Kumar et al. [2017] The carry select adder is one of the most important adders

used for arithmetic operations. It is a high-speed adder used in VLSI architecture but at the cost of space and power. Several VLSI architectures of carry select adders using the Brent-King adder are given in this paper. Experiments have been completed and simulations have been achieved using XILINX 12.2. The proposed work shows that a 16-bit carry-select adder using Brent-King adder has less on-chip space with slightly higher latency and is the fastest adder among various CSLA architectures

III. DESIGN AND IMPLEMENTATION

This step describes the design of the Brent King adder using the Verilog programming language in the Altera design environment. This section explains how to design a priority adder, BKA, using a specific EDA device in QuartusPrime software. Verilog is a specific HDL used as the programming language for this project. The FPA hardware simulation is an Altera DE2-115 design kit.

A. Electronic Design Automation

The tool used for this article is called a Digital Design Automation (EDA) tool. EDA, also known as computer-aided design (ECAD), is a type of software for designing digital systems that include

integrated circuits and printed circuit boards. The design of complex integrated circuits is enhanced, which is one of its advantages. QuartusPrime software is the EDA tool used to design the adders in this article.

As an EDA tool, Quartus Prime Lite Edition is chosen because it is efficient and ready to design complex circuits in combination with BKA. This is essential to achieve the desired effects of the designed adders. In addition, this software can be run directly on the FPGA board for hardware simulation. Although this version lacks additional functions compared to the full version, the software is still suitable and sufficient for this project dream.

B. Hardware Description Language

HDL, or Hardware Description Language, is the programming language used for Quartus Prime in this project. HDL is a specialized computer language commonly used to describe digital intelligent decision circuits and the form and behavior of digital circuits. The language is extremely easy to use which is considered as one of its advantages. Hierarchical design allows for reduction of design time, design cost, and design errors. Verilog is the HDL used to code the modules and testbench for this project.

This programming language is chosen as HDL for this project because its implementation in Quartus Prime is simple and useful. It is already an indispensable part of the EDA structure, mainly for circuits with complex designs. Therefore, this programming language is necessary for the Quartus Prime EDA device to simulate and synthesize the designed adder.

C. Altera DE2-115 Design Kit

Field Programmable Gate Arrays (FPGAs) are digital tools whose functionality can be modified. Typically, a hardware specification language is used to describe their configuration. It consists of an array of configurable common-sense blocks (CLBs) that can be interconnected using programmable interconnects. It can be reprogrammed after production to meet specific application or feature requirements. Programmable Common-Sense Components or Common-Sense Blocks of an FPGA can also encompass anything from logic gates to memory elements. It provides great flexibility.

DE2-115 is the FPGA board used for this project. It offers low cost, low power consumption, and a superior balance of intelligence, memory, and DSP capabilities. It consists of a Cyclone IV E chip, 114480 common sense elements, 3888 Kbits of onboard memory, 128 MB SDRAM, 2 MB

SRAM, 8 MB eight-bit flash, 32 Kbits of EEPROM, 266 onboard multiplier, three 500 MHz oscillators, 1 Gigabit Ethernet ports, and many other features. This project uses 9 LEDs as outputs and seventeen toggle switches as inputs.

D. Simulation Parameters

Task design focuses on the behavior of adders based on the mentioned parameters. The basic parameter of the adder is the speed parameter. This parameter specifies how fast the adder can achieve the desired results. In other words, the delay required by the adder to complete the addition operation for each bit must be minimized. Some adder architectures show efficient use of hardware implementations to reduce the latency problem. This creates an additional problem, which is the following: the smaller the hardware implementation, the lower the total cost and the less space occupied by the adder. There is also a circuit complexity parameter that characterizes the structure of the adder. Simplified circuits also contribute to reduced hardware implementation.

In this article, the simulation will mainly focus on the capacity of the BKA adder. One of its advantages is the ability to study speed parameters using simulation results derived from real-time gate delay waveforms. This delay is evident from the

simulation results of each adder at a given time. For example, if two binary inputs are each provided within a simulation, the outputs will arrive at separate times. Therefore, their velocity parameters can be analyzed; The faster the overall overall performance, the less time it takes the adders to provide output. Since speed is one of the most important features of BKA, this work specializes in simulating its high-speed computation capabilities and comparing them with different types of adders. However, BKA is not necessarily the fastest calculator available. This is due to its structure's fan-out and depth-level issues. Fan-out indicates that a single output feeds multiple inputs, while level-of-depth refers to the layer of gates used within the structure. These parameters can be analyzed using the netlist description of the source code of the designed adders.

E. Brent-Kung Adder Module Development

The following step involves designing the Brent-Kung adder using Verilog. To make it easier to comprehend the design, simplify the code, and debug the code, modules are divided into subsections.

```

1  module brentkungadder (a, b, cin, s, cout);
2
3  input [7:0] a, b;
4  input cin;
5  output [7:0] s;
6  output cout;
7  wire [7:0] p, q;
8  wire [28:0] f;
9
10
11  propagation p0 (a[0], b[0], p[0]);
12  propagation p1 (a[1], b[1], p[1]);
13  propagation p2 (a[2], b[2], p[2]);
14  propagation p3 (a[3], b[3], p[3]);
15  propagation p4 (a[4], b[4], p[4]);
16  propagation p5 (a[5], b[5], p[5]);
17  propagation p6 (a[6], b[6], p[6]);
18  propagation p7 (a[7], b[7], p[7]);
19
20  generation g0 (a[0], b[0], g[0]);
21  generation g1 (a[1], b[1], g[1]);
22  generation g2 (a[2], b[2], g[2]);
23  generation g3 (a[3], b[3], g[3]);
24  generation g4 (a[4], b[4], g[4]);
25  generation g5 (a[5], b[5], g[5]);
26  generation g6 (a[6], b[6], g[6]);
27  generation g7 (a[7], b[7], g[7]);
28
29  greycell gc0 (p[0], cin, g[0], f[0]);
30  greycell gc1 (p[1], cin, g[1], f[1]);
31  buffer b1 (p[2], f[2]);
32  blackcell bc0 (p[2], p[3], g[2], q[3], f[4], f[5]);
33  buffer b2 (p[3], f[3]);
34  blackcell bc1 (p[3], p[4], g[3], q[4], f[6], f[7]);
35  buffer b3 (p[4], f[4]);
36  blackcell bc2 (p[4], p[5], g[4], q[5], f[8], f[9]);
37  buffer b4 (p[5], f[5]);
38  blackcell bc3 (p[5], p[6], g[5], q[6], f[10], f[11]);
39  buffer b5 (p[6], f[6]);
40  blackcell bc4 (p[6], p[7], g[6], q[7], f[12], f[13]);
41  buffer b6 (p[7], f[7]);
42  greycell gc2 (f[8], f[9], f[10], f[11]);
43  buffer b7 (f[12], f[13]);
44  blackcell bc5 (f[12], f[13], f[14], f[15], f[16], f[17], f[18]);
45  greycell gc3 (f[14], f[15], f[16], f[17], f[18]);
46  buffer b8 (f[18], f[19]);
47  greycell gc4 (f[18], f[19], f[20], f[21], f[22], f[23]);
48  greycell gc5 (f[20], f[21], f[22], f[23], f[24], f[25]);
49  greycell gc6 (f[22], f[23], f[24], f[25], f[26], f[27]);
50  greycell gc7 (f[24], f[25], f[26], f[27], f[28], f[29]);
51  buffer b9 (f[28], f[29]);
52  buffer b12 (f[29], cout);
53
54  sum s0 (p[0], cin, f[0]);
55  buffer b10 (p[1], f[1]);
56  sum s1 (p[1], p[2], f[2]);
57  buffer b11 (p[2], f[3]);
58  sum s2 (p[2], p[3], f[4]);
59  buffer b15 (p[3], f[5]);
60  sum s3 (p[3], p[4], f[6]);
61  buffer b16 (p[4], f[7]);
62  sum s4 (p[4], p[5], f[8]);
63  buffer b17 (p[5], f[9]);
64  sum s5 (p[5], p[6], f[10]);
65  buffer b18 (p[6], f[11]);
66  sum s6 (p[6], p[7], f[12]);
67  buffer b19 (p[7], f[13]);
68  sum s7 (p[7], p[8], f[14]);
69  buffer b20 (p[8], f[15]);
70
71  endmodule //brentkungadder
72
73  module propagation (a, b, p);
74  input a, b;
75  output p;
76
77  assign p = a^b;
78
79  endmodule //propagate
80
81  module generation (a, b, g);
82  input a, b;
83  output g;
84
85  assign g = a&b;
86
87  endmodule //generate
88
89  module blackcell (i, j, k, l, m, n);
90  input i, j, k, l;
91  output m, n;
92
93  assign m = (j&k)!i;
94  assign n = !&l;
95
96  endmodule //blackcell
97
98  module greycell (w, x, y, z);
99  input w, x, y;
100  output z;
101
102  assign z = (w&x)!y;
103
104  endmodule //greycell
105
106  module buffer (q, r);
107  input q;
108  output r;
109
110  assign r = q;
111
112  endmodule //buffer
113
114  module sum (p, c, s);
115  input p, c;
116  output s;
117
118  assign s = p^c;
119
120  endmodule //sum
121
122
123
124
125
126

```

Fig.1 Implementation of Brentkungadder module

The top-level module brentkungadder is the principal module that defines the adder's architecture. The propagation and generation modules respectively calculate the propagation and generation of signals. The black cell, grey cell, and buffer modules are the logic used to generate carry signals within the carry generation stage. The summing module is the logic

operation performed between the carrying and propagating signals to generate the sum bits. The modules of the BKA are described in Verilog code in Fig. 1

Test Bench

The test bench is a procedure for determining whether the designed adder behaves appropriately or not. The module is tested by assigning inputs and evaluating the resulting outputs. Verilog is also the language used to code the test bench. To begin coding the test bench, create a new text editor named brentkungadder_tb and save it. The BKA's test bench is depicted in Verilog code in Figure 5.

```

1  timescale 1ns/100ps
2
3  module brentkungadder_tb ();
4
5  reg [7:0] a, b;
6  reg cin;
7  wire [7:0] s;
8  wire cout;
9
10  initial begin
11
12  #5;
13  cin = 0;
14  a = 8'h00000000;
15  b = 8'h00000000;
16  #5;
17  b = 8'b11111111;
18  #5;
19  a = 8'b11111111;
20  #5;
21  b = 8'h00000000;
22  #5;
23  cin = 1;
24  a = 8'h00000000;
25  #5;
26  b = 8'b11111111;
27  #5;
28  a = 8'b11111111;
29  #5;
30  b = 8'h00000000;
31
32  end
33
34  brentkungadder MUT (a, b, cin, s, cout);
35
36  endmodule // brentkungadder_tb

```

Fig.2 Implementation of brentkungadder _tb Test Bench

IV. CONCLUSION

This article discussed the design and implementation of the Brent-Kung adder on the Altera DE2-115 design kit. Various adder architectures, including ripple-carry adder, carry-lookahead adder, and Brent-Kung adder, were described. As characteristics of a parallel prefix adder, the primary parameters considered are speed and circuit complexity. There are detailed, step-by-step instructions for achieving the desired design. The language used by EDA tools to design the adder is Verilog HDL. The developed module demonstrates the BKA's architecture. Finally, the developed Verilog codes are implemented on the Altera DE2-115 FPGA board for physical and functional performance verification. It was able to correctly generate outputs based on the inputs provided. This research should be continued to investigate the BKA's parameters using the various hardware description languages, EDA tools, and FPGA kits in future studies. The outcomes can then be obtained and analyzed. Last but not least, the performance of the adder on other platforms is evaluated to identify additional information about the adder.

REFERENCES

1. M. Basir, R. Ismail, S. Naziri, M. Isa, S. Murad, and A. Harun, "Speed and Area Efficient FXP Adders and Multipliers: A Comparative Analysis for LNS System," in IOP Conference Series: Materials Science and Engineering, 2020, vol. 932, no. 1: IOP Publishing, p. 012061.
2. K. Rahila and U. S. Kumar, "A comprehensive comparative analysis of parallel prefix adders for asic implementation," in proceedings of the International Conference on Systems, Energy & Environment (ICSEE), 2019
3. Marouf, M. M. Asad, A. Bakhuraibah, and Q. A. Al-Haija, "Cost analysis study of variable parallel prefix adders using altera cyclone IV FPGA kit," in 2017 International Conference on Electrical and Computing Technologies and Applications (ICECTA), 2017: IEEE, pp. 1-4
4. N. U. Kumar, K. B. Sindhuri, K. D. Teja, and D. S. Satish, "Implementation and comparison of VLSI architectures of 16 bit carry select adder using Brent Kung adder," in 2017 Innovations in Power and Advanced Computing Technologies (i-PACT), 2017: IEEE, pp. 1-7
5. Prasadu Peddi, & Dr. Akash Saxena. (2016). STUDYING DATA MINING TOOLS AND TECHNIQUES FOR PREDICTING STUDENT PERFORMANCE. International Journal Of Advance Research And

- Innovative Ideas In Education, 2(2), 1959-1967.
6. T. V. Krishna, S. Niveditha, G. Mamatha, M. Sunil, and K. Vamshi, "Simulation study of brent kung adder using cadence tool," International Journal of Advance Research, Ideas and Innovations in Technology, vol. 4, no. 3, pp. 564-570, 2018.
 7. R. P. Brent and H. T. Kung, "A regular layout for parallel adders," IEEE transactions on Computers, vol. 31, no. 03, pp. 260-264, 1982.
 8. M. Macedo, L. Soares, B. Silveira, C. M. Diniz, and E. A. da Costa, "Exploring the use of parallel prefix adder topologies into approximate adder circuits," in 2017 24th IEEE International Conference on Electronics, Circuits and Systems (ICECS), 2017: IEEE, pp. 298-301.
 9. Prasadu Peddi, Dr. Akash Saxena (2015) "The Adoption of a Big Data and Extensive Multi-Labled Gradient Boosting System for Student Activity Analysis", International Journal of All Research Education and Scientific Methods (IJARESM), ISSN: 2455-6211, Volume 3, Issue 7, July- 2015, pp:68-73.