

ROBUST ANALYSIS OF DYNAMIC VOLTAGE RESTORER UNDER SAG AND SWELL CONDITIONS

Dr.D.SRINIVASA RAO ¹, SK SALAM BABU ², K. KOTESWARA RAO ³

¹ Professor, ² Associate Professor, ³ Assistant professor

Department of Electrical and Electronics Engineering

Priyadarshini Institute of Technology & Science, Tenali, Guntur

Abstract— In the paper, diverse voltage infusion schemes for DVR's examined with specific spotlight on alternative technique utilized to minimum evaluation of VSC utilized in DVR. One more control procedure presented to regulator capacitor-connected DVR. Controller of DVR looked with decreased evaluation VSC. The desired load voltage weighed used unit vectors. The simultaneous desired out line hypo thesis used for change of voltages from pivoting vectors fixed casing. The pay of voltage hang, swell, & sounds exhibited utilizing diminished rating DVR.

Index Terms—DVR, harmonics, PQ, unit vector, sag, swells.

I. PRIMER

PQ issue in current conveyance frameworks tended to writing [1]–[6] because expanded utilization of duplicate & basic hardware pieces, for illustration, correspondence organization, measure enterprises, & exact associating measures. Power problem issues, for illustrate, drifters, droops, swells, & variant mutilations to sin wave of gracefully voltage effect presentation of the gear pieces. Advancements, for illustration, custom force gadgets are raised to give assurance opposite

to power problems [2]. Custom force gadgets chiefly of three categories, for illustration, arranged compensators known unique DVRs, shunt-arranged compensators, for illustration, dissemination static compensator, blend of arrangement & shunt-arranged compensator known bound together power quality conditioner [2]–[6].

The DVR control high voltage from problems, for illustration, hang, swells, & sounds in flexibly voltages. Thus, it shields basic loads from stumbling & resulting misfortune. The custom power gadgets created & introduced at shopper highlight fulfill force quality guidelines, for example, IEEE-519 [7].

Voltage hangs in electrical network not generally conceivable to dodge due to limited freeing time from shortcomings that cause voltage lists & engendering of lists from transmission & conveyance frameworks to minimum-voltage loads. Voltage hangs normal explanations behind break underway factories & for end-client loads. Particularly, stumbling gear creation line cause creation interference & noteworthy expenses because loss of creation.

One reason for the issue to made gear itself open minded slopes, either by

regulator or tapping far away "ride_through" vivacity in hardware. A elective arranged, rather altering every part in system lenient opposite to voltage lists, to interacting system wide healthy force gracefully framework for longer force interferences or DVR on reaching flexibly to moderate voltage lists for limited periods [8].

DVRs can kill vast majority of hangs & limit harmful load for profound droop, however the fundamental disadvantages their reserve misfortunes, cost, & furthermore assurance plot required for low-stream short-circuits.

II.WORKING OF DVR

Structure of DVR-related framework exposed in Fig. 1(a). The voltage V_{inj} embedded end load voltage V_{load} consistent extent & is healthy, in spite of flexibly voltage V_s isn't steady in greatness or mutilated.

Fig. 1(b) displays phasor chart of deferent voltage (VOL) fusion systems of DVR. V_L is voltage over load preceding voltage droop condition. During VOL is decreased to V_s phase edge of θ .





Fig.1. (a) Rudimentary circuit DVR. (b) Phasors figure of DVR vol inoculation systems.

By and by, DVR voltage with end load that high voltage is reserved up at pre-hang disorder. As demonstrated by stage edge of load voltage, implantation of voltages can recognize in four unique manners. V_{inj1} addresses voltage infused total for stage with deftly voltage. Mixture of V_{inj2} , pile voltage degree remains same yet it drives V_s by little edge. In V_{inj3} , store VOL holds comparative stage as of pre-hang condition, [10].

Fig. 2 displays diagram of 3-stage DVR related with reinstate voltage of 3-stage fundamental weight. A three-stage smoothly connected with essential and fragile weight through three-stage game plan imbue ment transformer. The VOL imbued by DVR in phase A v_{Ca} is with ultimate objective that stack VOL v_{La} is assessed size & accurate.




Fig. 2. Structure of DVR-connected structure.

III. DVR CONTROL

The recompense for VOL hangs using DVR can achieved by mixing or charming open control or authentic power. At moment that imbued VOL is in quadrature with the current at important repeat, recompense is made by implanting responsive power and DVR is itself-maintain DC transport.

A. Control of DVR

Fig. 3 illustration control square of DVR in which SRF model use for orientation signal evaluation. Weight VOL'S (VLa, VLb, VLc) changed over to turning reference plot via abc-dq0 change with Park's change with block weights (sin, θ, cos, θ) decided exploitation stage catapulted hover as

$$\begin{bmatrix} v_{qs}^s \\ v_{ds}^s \\ v_{os}^s \end{bmatrix} = \frac{2}{3} \begin{bmatrix} \cos \theta & \cos(\theta-120^\circ) & \cos(\theta+120^\circ) \\ \sin \theta & \sin(\theta-120^\circ) & \sin(\theta+120^\circ) \\ 0.5 & 0.5 & 0.5 \end{bmatrix} \begin{bmatrix} v_{as} \\ v_{bs} \\ v_{cs} \end{bmatrix} \dots\dots\dots(1)$$

Thus, set point load voltages & voltages at PCC are likewise changed over to pivoting desired outline.

$$V_{idd} = V_{isd} - V_{ild} \dots\dots\dots(2)$$

$$V_{idq} = V_{isq} - V_{ilq} \dots\dots\dots(3)$$




Fig.3. Controller of DVR that uses SRF process control.




Fig.4. (a) structure of self-supports DVR. (b) Controller block DVR uses SRF process control.

The orientation DVR voltages gained in revolving reference border as

$$v_i * D_d = v_i * S_d - v_i L_d \dots\dots(4)$$

$$v_i * D_q = v_i * S_q - v_i L_q \dots\dots(5)$$

The mistake between reference & genuine DVR voltages in pivoting reference outline is directed utilizing two relative necessary (PI) regulators.

Orientation DVR vol's in abc outline acquired an opposite Park's change taking $V_i * D_d$ from (4), $V_i * D_q$ from (5), $V_i * D_0$ as '0' as

$$\begin{bmatrix} V_{as} \\ V_{bs} \\ V_{cs} \end{bmatrix} = \begin{bmatrix} \cos \theta & \sin \theta & 1 \\ \cos(\theta - 120^\circ) & \sin(\theta - 120^\circ) & 1 \\ \cos(\theta + 120^\circ) & \sin(\theta + 120^\circ) & 1 \end{bmatrix} \begin{bmatrix} V_{qs}^s \\ V_{ds}^s \\ V_{os}^s \end{bmatrix} \dots\dots(6)$$

Orientation DVR voltages ($v_i * dvra$, $v_i * dvrb$, $v_i * dvrc$) & real DVR vol's ($vdvra$, $vdvrb$, $vdvrc$) exploited in heartbeat width adjusted (PWM) regulator to create gating heartbeats to VSC of DVR.

B. Control of itself-Supported DVR for VOL Sag_Swell, & Harmonics Recompense

Fig. 4(a) demonstrate diagram of capacitor-upheld DVR associated with 3-stage basic burdens, & Fig. 4(b) displays control square of DVR in SRF hypothesis utilized for control itself-upheld DVR. The sounds & oscillatory segments of voltage killed using low pass channels (LPFs). The parts of vol's in d-& q-tomahawks are

$$vid = vidc + vidac \dots\dots(7)$$

$$viq = viqdc + viqac \dots\dots(8)$$

The repaying procedure for pay of voltage excellence matters thinks about that heap incurable vol ought evaluated size & undistorted.

So as retain up DC transport VOL of oneself supported capacitor, a PI regulator is applied at DC conveyance voltage of DVR & yield measured as voltage vcap for assembly its disasters

$$vicap(n) = vicap(n-1) + Kp1 \cdot vide(n) - vide(n-1) + Ki1 \cdot vide(n) \dots\dots(9)$$




Fig. 5. MATLAB-based perfect structure of BESS-supports DVR-connect structure.

Where $v_{dc}(n) = v_i \cdot L - v_{iL}(n)$ is blunder among reference $v_i \cdot L$ & detected dc vol's v_{iL} at nth testing moment. $Kp1$ & $Ki1$ relative and essential additions of dc transport voltage PI regulator. The location d-hub load voltage along these lines communicated as follows:

$$v_i \cdot d = v_{idc} - v_{icap} \dots\dots(10)$$

The plentyfulness of burden incurable voltage VL controlled to situation voltage $V_i \cdot L$ utilizing extra PI regulator. The yield of PI regulator measured responsive segment of voltage v_{iqr} for vol guideline of heap terminal voltage. The sufficiency of burden vol V_{iL} at PCC

determined from the AC vol's (v_{iLa} , v_{iLb} , v_{iLc}) as

$$V_{iL} = \frac{2}{3} \sqrt{v_{iLa}^2 + v_{iLb}^2 + v_{iLc}^2} \dots\dots(11)$$

At point, a PI regulator utilized to control this to orientation incentive as

$$v_{iqr}(n) = v_{iqr}(n-1) + Kp2 \cdot vite(n) - vite(n-1) + Ki2 \cdot vite(n) \dots\dots(12)$$

Where $v_{iL}(n) = V_i \cdot L - v_{iL}(n)$ signifies mistake among reference $V_i \cdot L$ & real $v_{iL}(n)$ load incurable voltage bounties at nth testing moment. $Kp2$ & $Ki2$ are corresponding & necessary increases of dc transport voltage PI regulator. The situation load quad hub voltage is communicated as surveys:

$$v^* \cdot q = v_{qdc} + v_{qr} \dots\dots(13)$$

Reference load voltages ($v^* \cdot L_a$, $v^* \cdot L_b$, $v^* \cdot L_c$) in abc outline gotten from converse Park's change as in (6). The blunder among detected burden vol's (v_{La} , v_{Lb} , v_{Lc}) & situation load vol's is utilized regulator to create gating heartbeats to VSC of DVR.

IV. MODEL AND SIMULATION

The DVR-associated framework comprising of 3-stage gracefully, 3-stage basic burdens arrangement infusion transformers appeared in Fig. 2 is demonstrated in MATLAB/Simulink condition alongside `sim_power` framework tool stash & is appeared in Fig. 5. An identical burden considered is 10-kVA 0.8-pf slack straight burden.




Fig. 6. Dynamic presentation of DVR with in-phase inoculation through VOL sag_swell pragmatic to perilous load.

The controller calculation fo DVR exposed in Fig. 3 is additionally displayed in MATLAB. The orientation DVR vol's gotten from detected PCC vol's (visa, visb, visc) & load voltages (viLa, viLb, viLc). A PWM regulator utilized over orientation & detected DVR vol's to create gating indications for IGBT's of VSC of DVR.

The capacitor-upheld DVR exposed in Fig. 4 is likewise demonstrated & reenacted in MATLAB, & exhibitions of frameworks are looked in 3 states of DVR.

V.PRESENTATION OF THE DVR SYSTEM

The exhibition of DVR is shown for many gracefully vol aggravations, for sample, voltage droop & swell. Fig. 6 shows momentary presentation of agenda under vol list & vol swell situations. At 0.2 s, a list in gracefully voltage is made for 5 cycles, & at 0.4 s, a swell in flexibly vol's is ended for 5 cycles. It is seen that bundle vol is absorbed to stable abundancy below equally droop & swell circumstances. PCC voltages viS, load voltages viL, DVR voltages viC, plentifulness of burden voltage ViL & PCC vol Vs, source flows iS, situation load vol's vLref, & DC transport vol vdc moreover portrayed in Fig. 6.

The heap & PCC voltages of stage appeared in Fig. 7, which displays in-stage infusion vol by DVR. The pay music in flexibly vol's shown in Fig. 8. At 0.2 s, gracefully voltage misshaped & proceeded for five cycles. The mountain voltage kept up sinu-soidal by infusing legitimate remuneration voltage by DVR. The complete music mutilations (THDs) of vol at PCC, flexibly current, & load vol seemed in Figs. 9–11, distinctly.




Fig. 7. Voltages at PCC & load terminals.

The extents of voltage pervaded by DVR for assuaging similar categories of list in flexibly with several edges of

fermentation viewed. The infused vol, arrangement current, & kilovolt ampere evaluations of DVR for four infusion plans assumed in Table I.

In strategy-1 in Table I, in-stage infused vol is V_{inj1} in phasor outline in Fig. 1. In strategy-2, a DVR vol is infusion little edge of 30° , & in strategy-3, DVR vol infused at an edge of 45° .

The infusion of vol in quad with line current Scheme-4. The necessary rating remuneration of similar applying Scheme-1 is substantially not as much of of Scheme-4.




Fig. 8. Dynamic presentation of DVR during harmonics in supply-voltage pragmatic to critical load




Fig. 9. PCC voltage & harmonic band during fracas




Fig. 10. Supply current & harmonic strategy during fracas.




Fig. 11. Load voltage & harmonic strategy through disturbance_(fracas).


TABLE I

EVALUATION OF DVR RATING FOR SAG JUSTIFICATION


	Scheme-1	Scheme-2	Scheme-3	Scheme-4
Phase voltage (v)	90	100	121	135
Phase current (a)	13	13	13	13
VA per	1170	1300	1573	1755

phase				
KVA % of load	37.5%	47.67%	50.42%	56025%

The presentation oneself upheld DVR (Scheme-4) for remuneration voltage droop appeared in Fig. 12





(a)





(b)

Fig. 12. Dynamic presentation of the capacitor-supports DVR during (a) voltage sag & (b) vol swell applied to perilous load.



dvr after lc filter at 3 phase vi measurement



dvr after lc filter at 3 phase vi measurement with fuzzy

Harmonics reduced with fuzzy logic controller compare with pi controller i.e. 0.47 to 0.41

VI.CONCLUSION

The activity of DVR has been displayed with additional control process exploiting diverse voltage fermentation plans. An inspection of presentation of DVR with many plans has achieved diminished evaluation VSC, with capacitor-upheld DVR.

The orientation load voltage has assessed exploiting strategy for unit paths, & control of DVR has proficient, which parameters mistake of voltage distillation. The SRF proposition has utilized for weighing reference DVR voltages. It is reasoned vol fermentation inself-stage with PCC vol conveys minimum estimating DVR yet at expense of energy source at its dc transport.

REFERENCES

- [1] M. H. J. Bollen, *Understanding Power Quality Problems—Voltage Sags and Interruptions*. New York, NY, USA: IEEE Press, 2000.
- [2] A. Ghosh and G. Ledwich, *Power Quality Enhancement Using Custom Power Devices*. London, U.K.: Kluwer, 2002.
- [3] M. H. J. Bollen and I. Gu, *Signal Processing of Power Quality Disturbances*. Hoboken, NJ, USA: Wiley-IEEE Press, 2006.
- [4] R. C. Dugan, M. F. McGranaghan, and H. W. Beaty, *Electric Power Systems Quality*, 2nd ed. New York, NY, USA: McGraw-Hill, 2006.
- [5] A. Moreno-Munoz, *Power Quality: Mitigation Technologies in a Distributed Environment*. London, U.K.: Springer-Verlag, 2007.
- [6] K. R. Padiyar, *FACTS Controllers in Transmission and Distribution*. New Delhi, India: New Age Int., 2007.
- [7] IEEE Recommended Practices and Recommendations for Harmonics Control in Electric Power Systems, IEEE Std. 519, 1992.
- [8] V. B. Bhavraju and P. N. Enjeti, “An active line conditioner to balance voltages in a three phase system,” *IEEE Trans. Ind. Appl.*, vol. 32, no. 2, pp. 287–292, Mar./Apr. 1996.
- [9] S. Middlekauff and E. Collins, “System and customer impact,” *IEEE Trans. Power Del.*, vol. 13, no. 1, pp. 278–282, Jan. 1998.
- [10] M. Vilathgamuwa, R. Perera, S. Choi, and K. Tseng, “Control of energy optimized dynamic voltage restorer,” in *Proc. IEEE IECON*, 1999, vol. 2, pp. 873–878.
- [11] J. G. Nielsen, F. Blaabjerg, and N. Mohan, “Control strategies for dynamic voltage restorer compensating voltage sags with phase jump,” in *Proc. IEEE APEC*, 2001, vol. 2, pp. 1267–1273.
- [12] A. Ghosh and G. Ledwich, “Compensation of distribution system voltage using DVR,” *IEEE Trans. Power Del.*, vol. 17, no. 4, pp. 1030–1036, Oct. 2002.

[13] A. Ghosh and A. Joshi, "A new algorithm for the generation of reference voltages of a DVR using the method of instantaneous symmetrical components," *IEEE Power Eng. Rev.*, vol. 22, no. 1, pp. 63–65, Jan. 2002.

[14] I.-Y. Chung, D.-J. Won, S.-Y. Park, S.-I. Moon, and J.-K. Park, "The DC link energy control method in dynamic voltage restorer system," *Int. J. Elect. Power Energy Syst.*, vol. 25, no. 7, pp. 525–531, Sep. 2003.

[15] E. C. Aeloíza, P. N. Enjeti, L. A. Morán, O. C. Montero-Hernandez, and S. Kim, "Analysis and design of a new voltage sag compensator for critical loads in electrical power distribution systems," *IEEE Trans. Ind. Appl.*, vol. 39, no. 4, pp. 1143–1150, Jul./Aug. 2003.